

DATA TRANSFER GROUP

Move	Move (cont)	Move Immediate
MOV [A,A] 7F	MOV [E,A] 5F	MVI [A, byte] 3E
MOV [A,B] 78	MOV [E,B] 58	MVI [B, byte] 06
MOV [A,C] 79	MOV [E,C] 59	MVI [C, byte] 0E
MOV [A,D] 7A	MOV [E,D] 5A	MVI [D, byte] 16
MOV [A,E] 7B	MOV [E,E] 5B	MVI [E, byte] 1E
MOV [A,H] 7C	MOV [E,H] 5C	MVI [H, byte] 26
MOV [A,L] 7D	MOV [E,L] 5D	MVI [L, byte] 2E
MOV [A,M] 7E	MOV [E,M] 5E	MVI [M, byte] 36
MOV [B,A] 47	MOV [H,A] 67	
MOV [B,B] 40	MOV [H,B] 60	
MOV [B,C] 41	MOV [H,C] 61	
MOV [B,D] 42	MOV [H,D] 62	
MOV [B,E] 43	MOV [H,E] 63	
MOV [B,H] 44	MOV [H,H] 64	
MOV [B,L] 45	MOV [H,L] 65	
MOV [B,M] 46	MOV [H,M] 66	
MOV [C,A] 4F	MOV [L,A] 6F	
MOV [C,B] 48	MOV [L,B] 68	
MOV [C,C] 49	MOV [L,C] 69	
MOV [C,D] 4A	MOV [L,D] 6A	
MOV [C,E] 4B	MOV [L,E] 6B	
MOV [C,H] 4C	MOV [L,H] 6C	
MOV [C,L] 4D	MOV [L,L] 6D	
MOV [C,M] 4E	MOV [L,M] 6E	
MOV [D,A] 57	MOV [M,A] 77	
MOV [D,B] 50	MOV [M,B] 70	
MOV [D,C] 51	MOV [M,C] 71	
MOV [D,D] 52	MOV [M,D] 72	
MOV [D,E] 53	MOV [M,E] 73	
MOV [D,H] 54	MOV [M,H] 74	
MOV [D,L] 55	MOV [M,L] 75	
MOV [D,M] 56		

XCHG EB

byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions)

dble = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions)

adr = 16-bit address (Second and Third bytes of 3-byte instructions)

* = all flags (C, Z, S, P, AC) affected.

** = all flags except CARRY affected. (Exception : INX and DCX affect no flags)

† = only CARRY affected

ARITHMETIC AND LOGICAL GROUP

Add*	Increment**	Logical*
ADD [A] 87	INR [A] 3C	ANA [A] A7
ADD [B] 80	INR [B] 04	ANA [B] A0
ADD [C] 81	INR [C] 0C	ANA [C] A1
ADD [D] 82	INR [D] 14	ANA [D] A2
ADD [E] 83	INR [E] 1C	ANA [E] A3
ADD [H] 84	INR [H] 24	ANA [H] A4
ADD [L] 85	INR [L] 2C	ANA [L] A5
ADD [M] 86	INR [M] 34	ANA [M] A6
ADC [A] 8F	INX [B] 03	XRA [A] AF
ADC [B] 88	INX [D] 13	XRA [B] A8
ADC [C] 89	INX [H] 23	XRA [C] A9
ADC [D] 8A	INX [SP] 33	XRA [D] AA
ADC [E] 8B		XRA [E] AB
ADC [H] 8C		XRA [H] AC
ADC [L] 8D		XRA [L] AD
ADC [M] 8E		XRA [M] AE
SUB [A] 97	DCR [A] 3D	ORA [A] B7
SUB [B] 90	DCR [B] 05	ORA [B] B0
SUB [C] 91	DCR [C] 0D	ORA [C] B1
SUB [D] 92	DCR [D] 15	ORA [D] B2
SUB [E] 93	DCR [E] 1D	ORA [E] B3
SUB [H] 94	DCR [H] 25	ORA [H] B4
SUB [L] 95	DCR [L] 2D	ORA [L] B5
SUB [M] 96	DCR [M] 35	ORA [M] B6
SBB [A] 9F	DCX [B] 0B	CMP [A] BF
SBB [B] 98	DCX [D] 1B	CMP [B] B8
SBB [C] 99	DCX [H] 2B	CMP [C] B9
SBB [D] 9A	DCX [SP] 3B	CMP [D] BA
SBB [E] 9B		CMP [E] BB
SBB [H] 9C		CMP [H] BC
SBB [L] 9D		CMP [L] BD
SBB [M] 9E		CMP [M] BE

Double Add †

Rotate †

Arith & Logical Immediate

DAD [B] 09	RLC 07	ADI byte C6
DAD [D] 19	RRC 0F	ACI byte CE
DAD [H] 29	RAL 17	SUI byte D6
DAD [SP] 39	RAR 1F	SBI byte DE
		ANI byte E6
		XRI byte EE
		ORI byte F6
		CPI byte FE

ARITHMETIC AND LOGICAL GROUP


Branch Control Group	I/O and Machine Control	Assembles reference (Cont.)
Jump	Stack Ops	Pseudo Instruction
JMP adr C3	PUSH [B] C5	General
JNZ adr C2	PUSH [D] D5	ORG
JZ adr CA	PUSH [H] E5	END
JNC adr D2	PUSH [PSW] F5	EQU
JC adr DA		SET
JPO adr E2	POP [B] C1	DS
JPE adr EA	POP [D] D1	DB
JP adr F2	POP [H] E1	DW
JM adr FA	POP [PSW*] F1	
PCHL E9		
Call	XTHL E3	Macros :
CALL adr CD	SPHL F9	MACRO
CNZ adr C4		ENDM
CZ adr CC	Input / Output	LOCAL
CNC adr D4	OUT byte D3	REPT
CC adr DC	IN byte DB	IRPC
CPO adr E4	Control	EXITM
CPE adr EC	DI F3	
CP adr F4	EI FB	
CM adr FC		
Return	NOP 00	Relocation
RET C9	HLT 76	ASEG NAME
RNZ C0		DSEG STKLN
RZ C8		CSEG STACK
RNC D0		PUBLIC MEMORY
RC D8		EXTRN
RPO E0		
RPE E8		
RP F0		
RM F8		
	New Instructions (8085 Only)	Conditional Assembly :
	RIM 20	IF
	SIM 30	ELSE
	ASSEMBLER REFERENCE	ENDIF
	Operators	Constant Definition
Restart	(.)	0BDH } Hex
RST 0 C7	NUL	1AH } Hex
RST 1 CF	LOW, HIGH	105D } Decimal
RST 2 D7	*,/, MOD, SHL, SHR	105 } Decimal
RST 3 DF	+, -	720 } Octal
RST 4 E7	NOT	72Q } Octal
RST 5 EF	AND	11011B } Binary
RST 6 F7	OR, XOR	00110B } Binary
RST 7 FF		'TEST' } ASCII
		'A' 'B' } ASCII

RESTART TABLE

Name	Code	Restart Address
RST 0	C7	000016
RST 1	CF	000816
RST 2	D7	001016
RST 3	DF	001816
RST 4	E7	002016
TRAP	Hardware* Function EF	002416
RST 5	Hardware* Function EF	002816
RST 5.5	Hardware* Function F7	002C16
RST 6	Hardware* Function FF	003016
RST 6.5	Hardware* Function FF	003416
RST 7	Hardware* Function FF	003816
RST 7.5	Hardware* Function FF	003C16


*NOTE : The hardware functions refer to the on-chip interrupt feature of the 8085 only

USE OF THE A REGISTER BY RIM AND SIM INSTRUCTIONS (8085 ONLY)




8080 / 8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION



REGISTER - PAIR ORGANIZATION



NOTE : Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

BRANCH CONTROL INSTRUCTIONS

Flag Condition	Jump		Call		Return	
Zero = True	JZ	CA	CZ	CC	RZ	C8
Zero = False	JNZ	C2	CNZ	C4	RNZ	C0
Carry = True	JC	DA	CC	DC	RC	D8
Carry = False	JNC	D2	CNC	D4	RNC	D0
Sign = Positive	JP	F2	CP	F4	RP	F0
Sign = Negative	JM	FA	CM	FC	RM	F8
Parity = Even	JPE	EA	CPE	EC	RPE	E8
Parity = Odd	JPO	E2	CPO	E4	RPO	E0
Unconditional	JMP	C3	CALL	CD	RET	C9

ACCUMULATOR OPERATIONS

	Code	Function
XRA A	AF	Clear A and Clear Carry
ORA A	B7	Clear Carry
CMC	3F	Complement Carry
CMA	2F	Complement Accumulator
STC	37	Set Carry
RLC	07	Rotate Left
RRC	0F	Rotate Right
RAL	17	Rotate Left Thru Carry
RAR	1F	Rotate Right Thru Carry
DAA	27	Decimal Adjust Accum.

REGISTER PAIR AND STACK OPERATIONS

	PSW (A/F)	Register Pair			SP	PC	Function
		B (B/C)	D (D/E)	H (H/L)			
INX		03	13	23	33		Increment Register Pair
DCX		0B	1B	2B	3B		Decrement Register Pair
LDAX		0A	1A	7E(1)			Load A Indirect (Reg. Pair holds Adrs)
STAX		02	12	77(2)			Store A Indirect (Reg. Pair holds Adrs)
LHLD				2A			Load H/L Direct (Bytes 2 and 3 hold Adrs)
SHLD				22			Store H/L Direct (Bytes 2 and 3 hold Adrs)
LXI		01	11	21	31	C3(3) E9	Load Reg. Pair Immediate (Bytes 2 and 3 hold immediate data)
PCHL							Load PC with H/L (Branch to Adrs in H/L)
XCHG							Exchange Reg. Pairs D/E and H/L
DAD		09	19	29	39		Add Reg. Pair to H/L
PUSH	F5	C5	D5	E5			Push Reg. Pair on Stack
POP	F1	C1	D1	E1			Pop Reg. Pair off Stack
XTHL				E3			Exchange H/L with Top of Stack
SPHL					F9		Load SP with H/L

Notes : 1. This is MOV A,M. 2. This is MOV M,A. 3. This is JMP.

00	NOP	2B	DCX	H	56	MOV	D,M	81	ADD	C	AC	XRA	H	D7	RST	2
01	LXI	B,dble	2C	INR	L	57	MOV	D,A	82	ADD	D	AD	XRA	L	D8	RC
02	STAX	B	2D	DCR	L	58	MOV	E,B	83	ADD	E	AE	XRA	M	D9	---
03	INX	B	2E	MVI	L,byte	59	MOV	E,C	84	ADD	H	AF	XRA	A	DA	JC
04	INR	B	2F	CMA		5A	MOV	E,D	85	ADD	L	B0	ORA	B	DB	IN
05	DCR	B	30	SIM*		5B	MOV	E,E	86	ADD	M	B1	ORA	C	DC	CC
06	MVI	B,byte	31	LXI	SP,dble	5C	MOV	E,H	87	ADD	A	B2	ORA	D	DD	---
07	RLC		32	STA	adr	5D	MOV	E,L	88	ADC	B	B3	ORA	E	DE	SBI
08	---		33	INX	SP	5E	MOV	E,M	89	ADC	C	B4	ORA	H	DF	RST
09	DAD	B	34	INR	M	5F	MOV	E,A	8A	ADC	D	B5	ORA	L	E0	RPO
0A	LDAX	B	35	DCR	M	60	MOV	H,B	8B	ADC	E	B6	ORA	M	E1	POP
0B	DCX	B	36	MVI	M,byte	61	MOV	H,C	8C	ADC	H	B7	ORA	A	E2	JPO
0C	INR	C	37	STC		62	MOV	H,D	8D	ADC	L	B8	CMP	B	E3	XTHL
0D	DCR	C	38	---		63	MOV	H,E	8E	ADC	M	B9	CMP	C	E4	CPO
0E	MVI	C,byte	39	DAD	SP	64	MOV	H,H	8F	ADC	A	BA	CMP	D	E5	PUSH
0F	RRC		3A	LDA	adr	65	MOV	H,L	90	SUB	B	BB	CMP	E	E6	ANI
10	---		3B	DCX	SP	66	MOV	H,M	91	SUB	C	BC	CMP	H	E7	RST
11	LXI	D,dble	3C	INR	A	67	MOV	H,A	92	SUB	D	BD	CMP	L	E8	RPE
12	STAX	D	3D	DCR	A	68	MOV	L,B	93	SUB	E	BE	CMP	M	E9	PCHL
13	INX	D	3E	MVI	A,byte	69	MOV	L,C	94	SUB	H	BF	CMP	A	EA	XCHG
14	INR	D	3F	CMC		6A	MOV	L,D	95	SUB	L	C0	RNZ		EB	JPE
15	DCR	D	40	MOV	B,B	6B	MOV	L,E	96	SUB	M	C1	POP	B	EC	CPE
16	MVI	D,byte	41	MOV	B,C	6C	MOV	L,H	97	SUB	A	C2	JNZ	adr	ED	---
17	RAL		42	MOV	B,D	6D	MOV	L,L	98	SBB	B	C3	JMP	adr	EE	XRI
18	---		43	MOV	B,E	6E	MOV	L,M	99	SBB	C	C4	CNZ	adr	EF	RST
19	DAD	D	44	MOV	B,H	6F	MOV	L,A	9A	SBB	D	C5	PUSH	B	F0	RP
1A	LDAX	D	45	MOV	B,L	70	MOV	M,B	9B	SBB	E	C6	ADI	byte	F1	POP
1B	DCX	D	46	MOV	B,M	71	MOV	M,C	9C	SBB	H	C7	RST	0	F2	JP
1C	INR	E	47	MOV	B,A	72	MOV	M,D	9D	SBB	L	C8	RZ		F3	DI
1D	DCR	E	48	MOV	C,B	73	MOV	M,E	9E	SBB	M	C9	RET		F4	CP
1E	MVI	E,byte	49	MOV	C,C	74	MOV	M,H	9F	SBB	A	CA	JZ	adr	F5	PUSH
1F	RAR		4A	MOV	C,D	75	MOV	M,L	A0	ANA	B	CB	---		F6	ORI
20	RIM*		4B	MOV	C,E	76	HLT		A1	ANA	C	CC	CZ	adr	F7	RST
21	LXI	H,dble	4C	MOV	C,H	77	MOV	M,A	A2	ANA	D	CD	CALL	adr	F8	RM
22	SHLD	adr	4D	MOV	C,L	78	MOV	A,B	A3	ANA	E	CE	ACI	byte	F9	SPHL
23	INX	H	4E	MOV	C,M	79	MOV	A,C	A4	ANA	H	CF	RST	1	FA	JM
24	INR	H	4F	MOV	C,A	7A	MOV	A,D	A5	ANA	L	D0	RNC		FB	EI
25	DCR	H	50	MOV	D,B	7B	MOV	A,E	A6	ANA	M	D1	POP	D	FC	CM
26	MVI	H,byte	51	MOV	D,C	7C	MOV	A,H	A7	ANA	A	D2	JNC	adr	FD	---
27	DAA		52	MOV	D,D	7D	MOV	A,L	A8	XRA	B	D3	OUT	byte	FE	CPI
28	---		53	MOV	D,E	7E	MOV	A,M	A9	XRA	C	D4	CNC	adr	FF	RST
29	DAD	H	54	MOV	D,H	7F	MOV	A,A	AA	XRA	D	D5	PUSH	D		
2A	LHLD	adr	55	MOV	D,L	80	ADD	B	AB	XRA	E	D6	SUI	byte		